<u> </u>	<b>!</b>	EAST SEARCH	8/30/2006
	HIES	Search String	
S2	3425	S1 and ("computer aided design" or CAD)	FPRS; EPO; JPO; DERWENT; I
છે છ	230	Sz and (data nearz (model of version))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
<u>,</u> 5	00102	(megrated reals circui) with consideration with forming a commonly like to commonly of the circuit of the circuit with forming a commonly consideration of the circuit of t	יסקי יסקי אררי
\$27	383	SZ and ((uda neaz (modero) version)) with (winssteinsz of withpatibility of withpatible of C. OS-FGFOB, OSFAT, OSOCK, SA or S8 or S8 or S10 or S11 or S12 or S14 or S17 or S18 or S19 or S21 or S24 or S24 US-PGPUB: USPAT: USOCR:	FPRS: EPO; JPO; DERWENT; I
Se	33		FPRS: EPO: JPO: DERWENT: IBM
88	2	S2 and ((data with (model or version)) with ((current or previous) near2 version))	FPRS; EPO; JPO; DERWENT; IBM
S7	414		US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S8	139	S2 and ((consisten\$2 or compatibility or compatible or correct\$4 or valid\$3) with (indicator or	
S10	69	S2 and (data with version)	DERWENT; I
S11	2	S2 and ((data with (model or version)) with block with (consisten\$2 or compatibility or compat US-PGPUB;	FPRS;
S13	0	S2 and ((consisten\$2 or compatibility or compatible or correct\$4 or valid\$3) with (timestamp c US-PGPUB; USPAT; USOCR;	FPRS; EPO; JPO; DERWENT; I
S12	28	S2 and (compar\$4 with (data with (field or value)))	FPRS; EPO; JPO; DERWENT;
S19	27	S2 and (difference with (data with (field or value)))	FPRS; EPO; JPO; DERWENT; I
S26	7	S2 and ((file near2 size) with (verif\$4 or validat\$3 or check\$3 or compar\$4))	EPO; JPO; DERWENT; I
S14	23	S2 and (timestamp or (time near2 (creation or modification)))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
SS	224	S2 and (data with (model or version))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S17	-	S2 and ((inconsisten\$2 or incompatibility or incompatible or incorrect\$4 or invalid\$3) with war	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S16	0	S2 and (data with discrepancy)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S15	0	S2 and (discrepancy with warning)	DERWENT;
S18	5	S2 and (data with warning)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S20	0	S2 and ((consisten\$2 or compatibility or compatible or correct\$4 or valid\$3) with (file near2 si.	FPRS; EPO; JPO; DERWENT;
S21	13	S2 and (data with (file near2 size))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S24	29	S2 and ((data with (model or version)) with (verif\$4 or validat\$3 or check\$3 or compar\$4))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
S25	က	S2 and ((timestamp or (time near2 (creation or modification))) with (verif\$4 or validat\$3 or che	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S23	0	S2 and (source with (file near2 size))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
S22	0	S2 and ((source near2 file) with (file near2 size))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
230	564	S28 or S29	FPRS; EPO; JPO; DERWENT; I
S29	20	S8 and S28	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
S28	<b>5</b> 8	S4 or S6 or S9 or S10 or S11 or S12 or S14 or S17 or S18 or S19 or S21 or S24 or S25 or S; US-PGPUB;	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
<b>S33</b>	17	S31 and (compar\$4 near2 ((data or file) near2 (timestamp or (creation near2 time) or (modific US-PGPUB;	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_
834	1089	S32 or S33	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_
232	1072	S31 and (compar\$4 near2 ((data near2 time) or (data near2 timing) or (data near2 version) or	FPRS; EPO; JPO; DERWENT; 1
S31	907174	("integrated circuit" or simulat\$3 or "computer aided design")	EPO; JPO; DERWENT; IBM_
S35	9	S34 and ((discrepancy or differen\$2) with (message or warning))	
S46	9	S37 and (data with warning)	EPO; JPO; DERWENT;
S47	22	S37 and (difference with (data with (field or value)))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S48	13	S37 and (data with (file near2 size))	FPRS; EPO; JPO;
S49	29	S37 and ((data with (model or version)) with (verif\$4 or validat\$3 or check\$3 or compar\$4))	USPAT; USOCR; FPRS;
839	73	S37 and ((data with (model or version)) with (consisten\$2 or compatibility or compatible or co	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S43	28	S37 and (compar\$4 with (data with (field or value)))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB

S37 and ((timestamp or (time near2 (creation or modification))) with (verif\$4 or validat\$3 or ct US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB S37 and ((inconsisten\$2 or incompatibility or incompatible or incorrect\$4 or invalid\$3) with we US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB S37 and ((data near2 (model or version)) with (consisten\$2 or compatibility or compatible or in USPAT; USOCR; FPRS; EPO: JPO; JPO; DERWENT; IBM_TDB		S36 and ("computer aided design" or CAD)	("integrated circuit" or simulat\$3 or "computer aided design")	S37 and (timestamp or (time near2 (creation or modification)))						9 S54 or S55	(integrated near2 circuit) with design US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB			S52 and S48	S37 and (compar\$4 with (file near2 size))
ი <del>-</del> გ	? ~	3425	90717	23	1072	17	2	69	S	1089	28150	264	9	13	2
S50 S45 S38	S51	S37	S53	S44	S54	S55	S40	\$41	<b>S42</b>	<b>S</b> 26	S36	<b>S</b> 25	S57	S58	S59

## Brandon Keller et al.

10647769

## EAST SEARCH 8/30/2006

Results of search set S91:	<u>it 591;</u>		
Document Kind Codes Title		Issue Date Current OR Abstr	Abstract
US 20060195311 A1	US 20060195311 A1 Synchronizing On-Chip Data Processor Trace and Timing Information for Export	20060831 703/26	
US 20060193508 A1	Pattern measuring method and pattern measuring device	20060831 382/145	
US 20060190921 A1		20060824 716/21	
US 20060161874 A1		20060720 716/8	
US 20060122818 A1	Method, system and program product for defining and recording threshold-qualified count eve	20060608 703/17	
US 20060112376 A1		20060525 717/136	
US 20060109032 A1	Method and apparatus for verifying semiconductor integrated circuits	20060525 327/41	
US 20060089827 A1	Method, system and program product for defining and recording minium and maximum event	20060427 703/17	
US 20060089826 A1	Method, system and program product for defining and recording minimum and maximum cour	20060427 703/17	
US 20060069958 A1	Defect location identification for microdevice manufacturing and test	20060330 714/33	
US 20060066339 A1	Determining and analyzing integrated circuit yield and quality	20060330 324/765	
US 20060066338 A1	Fault dictionaries for integrated circuit yield and quality analysis methods and systems	20060330 324/765	
US 20060062445 A1		20060323 382/144	
US 20060059447 A1	US 20060059447 A1 Integrated circuit design support apparatus, integrated circuit design support method, and inte	20060316 716/10	
US 20060059387 A1	Processor condition sensing circuits, systems and methods	20060316 714/30	
US 20060053357 A1	Integrated circuit yield and quality analysis methods and systems	20060309 714/742	
US 20060036977 A1	Physical design system and method	20060216 716/4	
US 20060026017 A1	National / international management and security system for responsible global resourcing the	20060202 705/1	
US 20060015829 A1	Method and apparatus for designing electronic circuits using optimization	20060119 716/2	
US 20060005154 A1	US 20060005154 A1 Integrated OPC verification tool	20060105 716/5	

20051013 716/5 20050922 716/19 20050818 355/77 20050728 710/305 20050721 716/5 20050707 703/14 20050707 703/14 20050707 38/1/22 20050707 356/237.2 20050616 716/11 20050616 716/11 20050421 714/741 20050324 707/1 200503324 707/1 20050106 702/108		20040129 716/5 20040122 716/19 20040122 716/3 20031225 716/6 20031217 716/1 2003121 703/14 2003113 438/122 20031106 716/4 20031016 716/4 20031016 716/19 20031009 719/328 20031009 703/17 20031009 703/17 20031009 703/17 20031009 703/13 20031009 703/13 20031002 703/13
		Structure and method for separating geometries in a design layout into multi-wide object class:  System and method for providing defect printability analysis of photolithographic masks with j.  Method of designing and making an integrated circuit  System and method for applying timing models in a static-timing analysis of a hierarchical inte  Method, system and computer product to produce a computer-generated integrated circuit de  Apparatus and method for managing integrated circuit designs  Overlay metrology and control method  Stereolithographic method for fabricating heat sinks, stereolithographically fabricated heat sin  Method for verifying properties of a circuit model  Simulation method  Automated flow in PSM phase assignment  C-API instrumentation for HDL models  Method and system for reducing storage and transmission requirements for simulation results  Dynamic loading of C-API HDL model instrumentation  Method and system for reducing storage requirements of simulation data via keyword restricti  Method and system for selectively storing and retrieving simulation data utilizing keywords  Method and system for selectively storing and retrieving simulation data utilizing keywords  Method of evaluating semiconductor integrated circuit to be designed in consideration of stan  Clock phase adjustment method, integrated circuit, and method for designing the integrated c
US 20050229124 A1 US 20050210437 A1 US 20050179886 A1 US 20050165995 A1 US 20050160388 A1 US 20050149313 A1 US 20050148115 A1 US 20050120316 A1 US 20050120316 A1 US 20050056566 A1 US 2005005693 A1 US 20050065903 A1 US 2005006591 A1 US 2005006591 A1 US 2005006591 A1 US 2005006591 A1 US 2005006591 A1	US 20040136547 AT US 20040143428 AT US 20040139419 AT US 20040193397 AT US 20040086791 AT US 20040064795 AT US 20040064094 AT US 20040031605 AT US 200400031605 AT US 20040031605 AT US AT US 2004004004 AT US AT US AT US AT US 2004004 AT US A	US 20040019862 A1 US 20040015808 A1 US 200302015790 A1 US 20030229860 A1 US 20030229860 A1 US 2003023630 A1 US 2003011657 A1 US 20030196144 A1 US 20030191869 A1 US 20030191620 A1 US 20030191621 A1

oris 20030724 430/5 20030717 703/13 20030703 716/21 20030703 703/13	20030529	2003023	20030529 703/16 20030529 703/16		20030508 716/7	20030501 430/5 20030417 702/122		20030313 716/12	20030123 716/14	20030123 / 16/6	20021219 714/718		20021031	20021003 703/14	20020608	20020228	20011220 703/2		20010712	20060815	20060815 703/22		20060711	20060704	20060704	20060704 703/14		20060620	20060613	20060606	20060530 717/124	20060523 716/4	20060516	20060502	te 20060502 450/5	
Binary half tone photomasks and microscopic three-dimensional devices and method of fabring racking converage results in a batch simulation farm network.  Pattern correction method and manufacturing method of semiconductor device.  Count data acress in a distributed simulation environment.	Fail thresholding in a batch simulation farm network	Annealing harvest event testcase collection within a batch simulation farm	Maintaining data integrity within a distributed simulation environment Centralized disablement of instrumentation events within a batch simulation farm network	Non-redundant collection of harvest events within a batch simulation farm network	Method of designing integrated circuit and apparatus for designing integrated circuit	Method of two dimensional feature model calibration and optimization Application specific event based semiconductor memory test system	Method of evaluating core based system-on-a-chip	Integrated circuit chip design	Method and apparatus for laying out wires on a semiconductor integrated circuit	Method and apparatus for data metarchy maintenance in a system for mask description. Semiconductor integrated circuit hoving macro cells and deciming mathod of the same	Method and system to optimize test cost and disable defects for scan and BIST memories	Method and apparatus for generating masks utilized in conjunction with dipole illumination tec	Route searching method, timing analyzing method, waveform analyzing method, electronic cir	Integrated circuit I/O pad cell modeling	Integrated circuit naving tap cells and a method for positioning tap cells in an integrated circuit	intelligent test vector formatting to reduce test vector size and allow encryption thereof for intelligent Streamlined IC mask layout optical and process correction through correction reuse	METHOD OF FORMING A PATTERN USING PROXIMITY-EFFECT-CORRECTION	System of manufacturing semiconductor intergrated circuit	Method and apparatus for verifying adequacy of test patterns	System and method for providing defect printability analysis of photolithographic masks with j	Annealing harvest event testcase collection within a batch simulation farm Surface of a circuit desired	Systems and methods for determining activity factors of a discuit design. Count data access in a distributed simulation environment	System and method for determining unmatched design elements in a computer-automated de	Route searching method and storage medium thereof	System and method for determining a highest level signal name in a hierarchical VLSI design	Method and system for debugging an electronic system	natiowate debugging iil a riatowate description language Pattern correction method of semiconductor device	Method and system for debugging an electronic system using instrumentation circuitry and a	Computer aided design systems and methods with reduced memory utilization	Systems and methods utilizing fast analysis information during detailed analysis of a circuit de	Method for debugging an integrated circuit	System and method for building a test case including a summary of instructions	System and method for determining wire capacitance for a VLSI circuit	Method of estimating a lifetime of hot carrier of MOS transistor, and simulation of hot carrier of	Protomask defect testing method, photomask manufacturing method and semiconductor inter- Suctem and mathod for iteratively traversing a histograpical circuit design	System and method for literatively traversing a nierarchical circuit design Convergence technique for model-based optical and process correction
US 20030138706 A1 US 20030135354 A1 US 20030126582 A1 US 20030126545 A1	US 20030101382 A1	US 20030101041 A1	US 20030101039 A1	US 20030101035 A1	US 20030088839 A1	US 20030082463 A1 US 20030074153 A1	US 20030056163 A1	US 20030051222 A1	US 20030018949 A1	US 20030016946 A1	US 20020194558 A1	US 20020166107 A1	US 20020161947 A1	US 20020143510 A1	US 20020103049 A1	US 20020026627 A1	US 20010053964 A1		US 20010007972 A1	US 7093229 B2	US 7092868 B2	US 7085703 B2	US 7076752 B2	US 7073153 B2	US 7073152 B2	US 7072818 B1	US 7065739 B2	US 7065481 B2	US 7062727 B2	US 7058908 B2	US 7055135 B2	US 7051301 B2	US 7047507 B2	US 7039566 B2	US /03/62/ B2	US 7028284 B2

	20060207 703/19 20060131 716/1 20060103 716/11 20051220 379/406.01 20051213 716/3			20050419 716/6 20050419 716/4 20050329 382/149 20050322 716/5 20050315 703/18 20050208 365/189.05 20041214 716/5 20041026 716/4 20041026 716/4	20040309 7107 20040810 716/1 20040720 716/18 20040720 716/13 20040608 716/19 20040504 716/5 20040427 716/19 20040309 716/19 20040309 703/6 20040203 705/36R
Centralized disablement of instrumentation events within a batch simulation farm network Stereolithographic method for fabricating heat sinks, stereolithographically fabricated heat sin Mixed-mode optical proximity correction Method for verifying properties of a circuit model Method for automatically generating checkers for finding functional defects in a description of	Enabling verification of a minimal level sensitive timing abstraction model Method of designing integrated circuit and apparatus for designing integrated circuit Shape abstraction mechanism Echo cancellation using a variable offset comparator Method of designing and making an integrated circuit	System of distributed microprocessor interfaces toward macro-cell based designs implements System of manufacturing semiconductor integrated circuit by having a client connected to a m Method for designing mixed signal integrated circuits and configurable synchronous digital nc Method of evaluating core based system-on-a-chip Test pattern generator for SRAM and DRAM Fail thresholding in a batch simulation farm network Method and system for including parametric in-line test data in simulations for improved mode	Design instrumentation circuitry System and method for applying timing models in a static-timing analysis of a hierarchical inte Method and system for creating test component layouts Hierarchical evaluation of cells Mask data generating apparatus, a computer implemented method for generating mask data System and method for verifying a plurality of states associated with a target circuit Hardware debugging in a hardware description language Correction of spacing violations between pure fill via areas in a multi-wide object class design	Minimization of microelectronic interconnect thickness variations Via enclosure rule check in a multi-wide object class design layout System and method of providing mask defect printability analysis Structure and method for separating geometries in a design layout into multi-wide object class Method of power distribution analysis for I/O circuits in ASIC designs Clock phase adjustment method, integrated circuit, and method for designing the integrated c Pure fill via area extraction in a multi-wide object class design layout Binary half tone photomasks and microscopic three-dimensional devices and method of fabric Method and user interface for debugging an electronic system Method of evaluating semiconductor integrated circuit to be designed in consideration of stan Emulation system with multiple asynchronous clocks	Method, system and computer product to produce a computer-generated integrated circuit de Interconnect model compiler.  Interconnect model compiler.  Interconnect couting using logic levels.  Semiconductor integrated circuit having macro cells and designing method of the same Streamlined IC mask layout optical and process correction through correction reuse.  Method for designing a semiconductor integrated circuit which includes consideration of para: Stereolithographic method for fabricating heat sinks, stereolithographically fabricated heat sin Method and apparatus for creating photolithographic masks.  Automated flow in PSM phase assignment interactive optical proximity correction design method intellectual property library management system.  Application specific event based semiconductor memory test system.
7027971 7026191 7024655 7020856 7007249	US 6996515 B1 US 6993728 B2 US 6983440 B1 US 6978012 B2 US 6976232 B2		6931572 6925621 6920620 6918100 6907596 6904578 6904577	US 6883153 B2 US 6883149 B2 US 6873720 B2 US 6871332 B2 US 688374 B1 US 6853589 B2 US 6832360 B2 US 6828068 B2 US 6823497 B2 US 6823497 B2 US 6786873 B1	US 6775806 B2 US 6766506 B1 US 6766504 B1 US 6763511 B2 US 6732340 B1 US 6732340 B1 US 6728946 B1 US 6704921 B2 US 6704695 B1 US 6631340 B2

20030930 714/734 20030812 716/5 20030624 706/45 20030617 716/4 g elec 20030513 250/310 ws of 20030506 716/4 circui 20030506 716/2 20030506 703/2	20030429 20030422 20030401 20030401 20030318 20030311 20021112	20021022 716/21 20020917 716/8 20020917 703/2 20020716 717/135 20020423 703/28 20020409 716/6 20020409 716/6 ters 20020326 714/738 20020129 326/68 20020122 716/11	20011218 20011204 20011106 20011016 20010818 20010819 20010819 20010819 20010819 20010819 20010819 20010912 20000905 200000725 20000725 20000725 20000725 20000725
Module based flexible semiconductor test system Method and system for using error and filter layers in each DRC rule System and method for predicting design errors in integrated circuits Hardware debugging in a hardware description language Substrate inspecting system using electron beam and substrate inspecting method using elec Apparatus and methods for modeling and simulating the effect of mismatch in design flows of Integrated circuit having tap cells and a method for positioning tap cells in an integrated circuit Deriving statistical device models from electrical test data	Clock phase adjustment method, and integrated circuit and design method therefor Method and apparatus for generating masks utilized in conjunction with dipole illumination ter System and method for recovering from design errors in integrated circuits Method of designing integrated circuit and apparatus for designing integrated circuit Method of estimating lifetime of semiconductor device, and method of reliability simulation Event tester architecture for mixed signal testing  Event based semiconductor test system Integrated circuit I/O pad cell modeling	Design rule checking system and method  Method and apparatus for data hierarchy maintenance in a system for mask description Method of forming a pattern using proximity-effect-correction Bidirectional socket stimulus interface for a logic simulator Emulation system with time-multiplexed interconnect Data hierarchy layout correction and verification method and apparatus Semiconductor integrated circuit design and evaluation system using cycle base timing Method and apparatus for transforming system simulation tests to test patterns for IC testers Automated alternating current characterization testing Interface for low-voltage semiconductor devices Rule-driven method and system for editing physical integrated circuit layouts	Application specific event based semiconductor test system Ar-speed computer model testing methods Ar-speed computer model testing methods Application specific event based semiconductor memory test system Automated test vector generation and verification Streamlined IC mask layout optical and process correction through correction reuse IC design floorplan generation using ceiling and floor contours on an O-tree structure Method and apparatus for generating semiconductor exposure data High speed test pattern evaluation apparatus System and process of extracting gate-level descriptions from simulation tables for formal ver Method and system for incrementally compiling instrumentation into a simulation model Apparatus and method for extracting circuit, system and method for generating information for Profile directed simulation used to target time-critical crossproducts during random vector test System and method for system level and circuit level modeling and design simulation using C Optimum buffer placement for noise avoidance Step managing apparatus and method Method of estimating wire length including correction and summation of estimated wire length Method of estimation cycles of a semiconductor IC for performing an IDDQ test by u Method and apparatus for contemporaneously complising an electronic circuit design by conte Semiconductor integrated circuit evaluation system Method and apparatus for design verification using emulation and simulation Method and apparatus and method and apparatus for design verification using emulation and simulation
		US 6470489 B1 US 6453452 B1 US 6453274 B2 US 6421823 B1 US 6377912 B1 US 6370679 B1 US 6370675 B1 US 6363509 B1 US 6363509 B1 US 6363509 B1 US 6342794 B1	6331770 6327556 6304837 6304837 6304837 6282694 6275604 6275604 6275604 6275604 6275604 6275604 6275604 6275604 6675604 6675604 609578 609578 609578

11S 6026220 A	Method and annaratus for incremptally antimizing a gircuit decion	20000316 703/23
6009251	Mothod and evetem for layout vorification of an interacted circuit desire with reusable subdes	10001228 7352
	Emulation system with time-multiplexed interconnect	19990928 703/28
5956257	Automated optimization of hierarchical netlists	19990921 716/3
	Method for converting an integrated circuit design for an upgraded process	19990810 716/4
US 5903312 A	Micro-architecture of video core for MPEG-2 decoder	19990511 375/240.03
US 5867399 A	System and method for creating and validating structural description of electronic system fron	19990202 716/18
	Method and apparatus for design verification using emulation and simulation	19981124 714/33
5838583	Optimized placement and routing of datapaths	19981117 716/9
5828581	Automatic layout system	19981027 716/12
5822511	Smart compare tool and method	19981013 714/8
5818532	Micro architecture of video core for MPEG-2 decoder	19981006 375/240.03
5815685	Apparatus and method for correcting light proximity effects by predicting mask performance	19980929 716/21
5801958	Method and system for creating and validating low level description of electronic design from	19980901 716/18
5761664	Hierarchical data model for design automation	19980602 707/100
5754454	Method for determining functional equivalence between design models	19980519 702/123
	Integrated circuit design and manufacturing method and an apparatus for designing an integr	19971118 716/18
	Semiconductor integrated circuit and its application device	19971014 714/733
US 5675728 A	Apparatus and method identifying false timing paths in digital circuits	19971007 714/28
5646422	Semiconductor integrated circuit device	19970708 257/48
5623418	System and method for creating and validating structural description of electronic system	19970422 716/1
5621653	Method of and an apparatus for converting layout data in conductive portions	19970415 716/3
<b>US 5559997 A</b>	System and method for designing a printed-circuit board	19960924 716/1
5555201	Method and system for creating and validating low level description of electronic design from	19960910 716/1
5539652	Method for manufacturing test simulation in electronic circuit design	
5513119	Hierarchical floorplanner for gate array design layout	
5490083	Method and apparatus for classifying and evaluating logic circuit	
5416722	System and method for compacting integrated circuit layouts	,-
5416719	Computerized generation of truth tables for sequential and combinatorial cells	
5392220	Method and system for organizing data	
5390189	Semiconductor integrated circuit	19950214 714/728
5359535	Method for optimization of digital circuit delays	
	Probing device and system for testing an integrated circuit	19940719 324/757
5315534	Computer process for interconnecting logic circuits utilizing softwire statements	
	Method for generating input data for an electronic circuit simulator	
	Method of verifying wiring layout	
	Machine for circuit design	
	Video system with parallel attribute interpolations	
	Method of minimizing sum-of-product cases in a heterogeneous data base environment for ci	
	Parameter and rule creation and modification mechanism for use by a procedure for synthesis	
US 5128878 A	Remote plotting of integrated circuit layout in a network computer-aided design system	19920707 345/502
US 5084824 A	Simulation model generation from a physical data base of a combinatorial circuit	19920128 716/11
US 5051938 A	Simulation of selected logic circuit designs	
US 4974175 A	Drawing information processing method and apparatus	19901127 345/619
US 4817012 A	Method for identification of parasitic transistor devices in an integrated structure	19890328 716/5
4754432	Nonvolatile multiconfigurable circuit	19880628 365/185.08
	Chip topography for a MOS disk memory controller circuit	19870310 710/5
US 4527249 A	Simulator system for logic design validation	19850702 703/15

JP 2005050066 A	JP 2005050066 A Computer aided design data conversion method for electronic circuit board manufacture, invo	200502
JP 2005050065 A	Computer aided design data conversion method for electronic circuit board manufacture, invo	200502
JP 2005050071 A	JP 2005050071 A Computer aided design data conversion method for electronic circuit board manufacture, invo	200502
EP 856804 A	Step managing apots for designing complex object of design e.g. integrated circuit in CAD sv	1998080